

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/477,093	01/04/2000	DANIEL W. GREEN	P04237	8705
7	590 12/28/2004		EXAMINER	
Docket Clerk P O Drawer 800889		, ·	HARKNESS, CHARLES A	
Dallas, TX 75380			ART UNIT	PAPER NUMBER
			2183	

DATE MAILED: 12/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		<i>_</i>	
	Application N .	Applicant(s)	
	09/477,093	GREEN, DANIEL W.	
Office Action Summary	Examiner	Art Unit	
	Charles A Harkness	2183	
Th MAILING DATE of this communication apperiod for Reply	op ars on the cover shet wi	th the correspondenc address	
A SHORTENED STATUTORY PERIOD FOR REPITHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above, the maximum statutory period for reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a r ply within the statutory minimum of third d will apply and will expire SIX (6) MON te, cause the application to become AE	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 20	September 2004.		
·= · ·	is action is non-final.		
3) Since this application is in condition for allow	ance except for formal matt	ers, prosecution as to the merits is	
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.	. 11, 453 O.G. 213.	
Disposition of Claims			
 4) Claim(s) 1-16 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdress 5) Claim(s) is/are allowed. 6) Claim(s) 1-16 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/ 	awn from consideration.		
Application Papers			
9) The specification is objected to by the Examir	ner.		
10)☐ The drawing(s) filed on is/are: a)☐ ac	ccepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to the	• • • • • • • • • • • • • • • • • • • •		
Replacement drawing sheet(s) including the corre	,		
Priority under 35 U.S.C. § 119	Examinor. Note the attached	7 Smooth Smooth 1 10 102.	
<u> </u>		440(-) (4) (6	
12) Acknowledgment is made of a claim for foreiga) All b) Some * c) None of:	In priority under 35 U.S.C. §	119(a)-(d) or (f).	
1. Certified copies of the priority documer	nts have been received.		
2. Certified copies of the priority documer		pplication No.	
3. Copies of the certified copies of the pri	ority documents have been	received in this National Stage	
application from the International Burea	• • • • • • • • • • • • • • • • • • • •		
* See the attached detailed Office action for a lis	st of the certified copies not	received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) 🔲 Interview S	ummary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s	s)/Mail Date	
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 	6) Notice of II	nformal Patent Application (PTO-152)	

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1,9 and 17 are rejected under 35 U.S.C. 102(b) as being unpatentable over Witt U.S. Patent No. 6,141,747 (herein referred to as Witt). Referring to claims 1,9 and 17, Witt has taught a data processor comprising:

At least one pipelined integer execution unit (Witt column10 lines 66-67, column 11 lines 1-5 and column 10 lines 15-17);

A data cache (Witt column 3 line 62 and figure 1 reference number 44);

An instruction cache (Witt column 3 lines 55-56 and figure 1 reference number 14);

And a floating point unit comprising:

plurality of processing units capable of executing instructions that write operands to an external memory and capable of executing instructions that read operands from said external memory (Witt column 10 lines 66-67, column 11 lines 1-5, and figure 1 reference numbers 40A and 40B). Where it is understood that Execution Core 0 (40A) and Execution Core 1 (40B) from figure 1, contain a plurality of floating point units.

3. An operand queue capable of storing a plurality of operands associated with one or more operations being processed in said floating point unit, wherein said operand queue stores a first operand being written to an external memory by a write instruction executed by a first one of

Application/Control Number: 09/477,093 Page 3

Art Unit: 2183

said plurality of processing units (Witt column 12 lines 19-27 and figure 2 reference number 64) and wherein said operand queue supplies said first operand to a read instruction executed by a second one of said plurality of processing units (Witt column 12 lines 38-56 and column 2 lines 2-7) when said floating point read instruction requires said first operand (Witt figures 1-3, column 14 lines 19-29 and lines 38-56),

wherein said first operand is written from said operand queue to a buffer for storage in an external memory (Witt figure 1, figure 2 numbers 60, 64, column 13 lines 5-56, column 12 lines 38-56; the buffer is anticipated by the D-Cache, 44 in figure 2, which information is buffered to and from the external main memory with; the store queue send the operand to the D-Cache, and on to the main memory), and wherein a second operand is written directly to the buffer bypassing the operand queue (Witt Figures 1-2; the second operand is anticipated with the store address that comes from Store AGU 40AA, in which the address, which is an operand, goes directly to the D-Cache without going through the store queue).

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all 4. obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 2-5,10-13 and 18-21 are rejected under 35 U.S.C. 103(a) as being unpatentable 5. over Witt in view of Hinton et. al., U.S. Patent No. 5,721,855 (herein referred to as Hinton).

Art Unit: 2183

Each limitation of claims 1, 9, and 17, from which these claims depend, has been taught in the rejection of claims 1, 9, and 17 above.

Referring to claims 2-3,10-11 and 18-19, Witt has not taught wherein said floating point unit further comprises a store conversion unit capable of converting operands in said plurality of floating point processing units from an internal format associated with said plurality of floating point processing units to an external format associated with said external memory. Nor has Witt taught wherein said operand queue receives said first operand from said store conversion unit and transfers said first operand to the external memory. Witt has taught the operand being stored in the load/store queue for transfer of the store operand to an external memory (Witt figure 1, figure 2 numbers 60, 64, column 13 lines 5-56, column 12 lines 38-56). Hinton has taught the use of a store conversion unit capable of converting operands in a floating point processing unit from an internal format associated with said floating point processing unit to the external format associated with said external memory (Hinton column 35, lines 29-39 and figure 25, reference number 2515). Hinton also taught wherein said operand queue receives said first operand from said store conversion unit (Hinton column 35 lines 29-32, and figure 25 reference numbers 2515 and 2535). By using a store conversion unit, the operands can be stored in a standard format while the floating point unit executes the operands in a different format which is optimal for executing. In turn reducing the execution time of the operands, and thus reducing the amount of time required to execute a program. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to add a store conversion unit that transfers the operands to said operand queue, so that the operands can be stored in memory in a different format than which they are executed in the floating point unit.

Application/Control Number: 09/477,093

Art Unit: 2183

7. Referring to claims 4-5,12-13, and 20-21 Witt has not taught wherein said floating point unit further comprises a load conversion unit capable of converting incoming operands received from said external memory from an external format associated with said external memory to an internal format associated with said plurality of floating point processing units. Nor has Witt taught wherein operand queue receives said incoming operands from said external memory and transfers said incoming operands to said load conversion unit. Hinton has taught the use of a load conversion unit capable of converting incoming operands received from an external memory from an external format associated with an external memory to an internal format associated with a floating point processing unit (Hinton column 35 lines 23-28 and figure 25 reference number 2525). Hinton also taught wherein operand queue transfers said incoming operands to said load conversion unit (Hinton figure 25 reference numbers 2535 and 2525). By using a load conversion unit, the floating point unit can access a operand that is in a standard format and then process the operand in its execution unit in a format that optimal for computations, which in turn can speed up the execution time of the operands thus reducing the amount of time required to execute a program. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to add a load conversion unit that receives incoming operands from the operand queue, so that the floating point unit could execute the operands in a different format than which the operands are stored in memory.

Page 5

8. Claims 6-8, and 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Witt and Hinton in view of Senter et. al., U.S. Patent No. 5,987,593 (herein referred to as Senter). Each limitation of claims 5 and 13, from which these claims depend, has been taught in the rejection of claims 5 and 13 above.

Application/Control Number: 09/477,093

Art Unit: 2183

9. Referring to claims 6-7 and 14-15, the combination of Witt and Hinton has not taught wherein data in said external memory is accessed in groups of N bytes and wherein said floating point unit further comprises at least one aligner capable of receiving a first incoming operand that is misaligned with respect to a boundary between a first N byte group and a second N byte group and aligning said first incoming operand. Nor has the combination of Witt and Hinton taught wherein said operand queue receives said aligned first incoming operand from said at least one aligner. Senter has taught wherein data in said external memory is accessed in groups of N bytes and wherein said floating point unit further comprises at least one aligner capable of receiving a first incoming operand that is misaligned with respect to a boundary between a first N byte group and a second N byte group and aligning said first incoming operand (Senter column 15 lines 17-64). By aligning the data as it comes into the operand queue, the operand is in proper format to be executed by the floating point execution unit. This allows for operands to be accessed where the data crosses a page boundary without requiring two caches accesses for one load (Senter column 15 lines 31-32). Since one cache access is eliminated the time is reduced for a load instruction, thus reducing the amount of time to execute a program. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to use an aligner to align unaligned operands and transferring the results to the operand queue. Referring to claims 8 and 16, the combination of Witt and Hinton has not taught wherein 10.

Page 6

said at least one aligner sets at least one bit in said operand queue to indicate that said aligned first incoming operand is valid. Senter has taught setting at least one bit to indicate that an address is valid (Senter column 9 lines 56-58). By having the aligner set at least one bit in the operand queue in which an operand is stored, the execution unit can check to see if the operand Application/Control Number: 09/477,093

Art Unit: 2183

Page 7

is ready to be executed by checking said at least one bit. This will keep the execution unit from using an invalid operand, which will keep the execution unit from repeating an instruction and thus reducing the amount of time spent on an instruction, which reduces the time spent executing a program. It would have been obvious to one of ordinary skill in the art at the time of the invention that at least one bit could have been used to show the validity of the operand in the same manner as Senter used at least one bit to show the validity of the address. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have an aligner set at least one bit to indicate the validity of an operand in an operand queue to keep the execution unit from using an invalid operand.

Response to Arguments

- Applicant's arguments filed 09/20/04 have been fully considered but they are considered 11. moot in view of the new grounds of rejections.
- 12. In the remarks, Applicant argues in essence that:
 - "Because of this, the load/store queue (element 60) of Witt cannot anticipate a "buffer" in which a first operand is stored from an "operand queue" for storage in an "external memory" and in which a second operand is "directly" stored "bypassing the operand queue" as recited in Claims 1, 9, and 17...."
- 13. This is not found persuasive. Since the D-Cache is anticipating the buffer, the arguments are not persuasive. The cache acts as a buffer between an external main memory and the processor registers. The first operand being written from the operand queue to a buffer is anticipated by an operand being stored in the store queue (Witt figure 2, number 64), then being passed on to the cache (Witt figure 2, number 44), as the buffer. The second operand is anticipated by the address that is passed directly to the D-cache from the Store TB (Witt figure 2,

Art Unit: 2183

number 40AD). The claims do not limit the operands from being addresses, or limit the operands to the same type of operand. Since an operand is defined as any object of a computer instruction, an address would be considered an operand.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 571-272-4167. The examiner can normally be reached on 9Flex.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Charles Allen Harkness Examiner Art Unit 2183 December 20, 2004